Ptolemy Miniconference, March 1995

Parallel Implementation Techniques for Embedded DSP Systems

S. Sriram Prof. Edward A. Lee

UNIVERSITY OF CALIFORNIA AT BERKELEY

Parallel Implementation of DSP Algorithms Static

- Issues: scheduling, interprocessor communication (IPC) & synchronization overhead, hard real-time requirement
 - computation on unbounded data streams
- Our strategy
 - Restricted application domain: Synchronous Dataflow and extensions



- Well-defined methodology:
 - Compilation from dataflow graphs
 - Extensive use of compile-time scheduling techniques
- Given this methodology optimize hardware architecture and parallel implementation:
 - Reduce IPC overhead: Ordered Transactions scheme
 - Reduce synchronization overhead

Parallelism in Embedded DSP Systems

• Parallelism : concurrency at the system level

 target a system consisting of a mix of dedicated parts such as FFT chips and programmable DSPs

• Embedded : low cost, dedicated multiprocessor

• Examples — multimedia: set-top boxes, multimedia workstations, communications: digital cell phones

Motivation

- · high throughput applications demand processing power
- · use of commodity programmable parts: attractive alternative to ASICs
- advantages of software solutions
- silicon technology: multi-DSP chips available from number of companies

UNIVERSITY OF CALIFORNIA AT BERKELEY

Scheduling

- Scheduling homogeneous SDF graphs
 - Assigning actors to processor: Assignment
 - Determining the order of execution of actors on a processor: Ordering
 - Determining when an actor actually fires: Firing times
- Dynamic (run time) vs. Static (compile time) strategies
- Use execution time estimates
 - Fully Static : all three scheduling steps performed at compile time, assuming execution times estimates are precise



UNIVERSITY OF CALIFORNIA AT BERKELEY



UNIVERSITY OF CALIFORNIA AT BERKELEY

Self-timed Scheduling

- Fully-static schedule assumes knowledge of exact actor execution times - not always practical:
 - compilation from high-level language, error handling, unpredictable execution times due to instruction-level parallelism
- Model followed in Ptolemy
 - · reasonably good estimates of execution times known at compile time
 - · construct fully-static schedule, ignore exact timing information



• Larger run time overhead compared to fully-static sched.











11







Conclusions

- Discussed mechanism for constructing parallel schedules from SDF graphs
- Discussed how compile time scheduling can be effectively employed for SDF applications
- Discussed parallel code generation methodology in Ptolemy
- Presented the ordered transactions approach: hardware architecture optimized for the self-timed strategy employed in Ptolemy
- Described minimization of synchronization costs by means of compile-time analysis

UNIVERSITY OF CALIFORNIA AT BERKELEY

14