

Algorithm Analysis and Mapping Environment for Adaptive Computing Systems

Eric Pauer, Cory Myers, Ken Smith, and Paul Fiore
 (pauer,cory,jmsmith,pfiore)@sanders.com

Sanders, a Lockheed Martin Company


Nashua, NH 03061



Third Bi-Annual Ptolemy Miniconference - 1999

Statement of the Problem

Reconfigurable computing technology offers leap ahead performance, e.g. 10X ops per watt and/or ops per cubic inch, over general purpose programmable solutions without the need to develop custom hardware. However, today generation of a working implementation requires hardware design expertise and generation of a good implementation requires many slow iterations between an algorithm designer and a hardware developer.





Adaptive Computing Performance Gain

	CHAMP	TMS 320C80
Image Size	256 x 256	256 x 256
Implementation Time	44 Days	28 Days
Frame Rate	305 frames/sec	12 frames/sec
Latency	68 μ sec	82,000 μ sec
Processing Load	4.7 Bops	0.2 Bops
Utilization	73%	Unknown
Gates	510k	N/A

(Operation count increase by 70% if memory loads and stores are counted)

Greater than 10X performance
Design time measured in weeks


Reconfigurable Architectures



Analysis:
Bit Widths
Latency (L)
Cells Used (C)



Analysis and Mapping in ACS Environment



- Algorithm Analysis**
- SNR analysis
 - Alternative implementations
 - Functional approximations


- Algorithm Mapping**
- Timing and sizing estimation
 - Scheduling – FSM and contexts
 - Partitioning within a resource node

- Smart Generators**
- Device program
 - Interface program

Adaptive Computing Resource




Automated Float to Fixed Point Translation




Ptolemy and the ACS Domain

- Ptolemy - simulation/design environment from the University of California, Berkeley (<http://ptolemy.eecs.berkeley.edu>)
- New ACS domain developed to facilitate movement among simulation and code/design generation (released in 0.7.1, 6/98)
- ACS Stars (basic building block) are composed of a Corona (interface) and multiple cores (implementations)
- Core (implementation) selection is via targeting mechanism







Available cores/targets





Comparing Implementations

- Comparison of floating point and fixed point implementations




Winograd-based FSK Receiver



ACS Domain - CGFPGA Target

Winograd dataflow (ACS domain)



CGFPGA target yields: VHDL design and schedule

VHDL design (generated)

```


-- completion: finish
Done <= '0';
Wait_High <= '1';
case Addr_State is
when Init_State =>
  if (Counter = 1) then
    Next_Addr_State <= Code01;
  else
    Next_Addr_State <= Init_State;
  end if;
when Code01 =>
  Next_Addr_State <= Code02;
  MC_Addr_Control <= '1';
when Code02 =>
  Next_Addr_State <= Code03;
  --address generator (adder) preload generator
  ADDR_CLR <= '1';
when Code03 is
  if (MC_Carry(8)='0') then
    Next_Addr_State <= Init_State;
    Done <= '1';
    Wait_High <= '0';
  else
    --word counter control generator
    MC_ADDR <= '1';
  --address count enable engaged
  Addr_Addr_CE <= '1';
  Next_Addr_State <= Code03;
  end if;
end case;
end adder;

```




Dataflow/Hardware schedule

The results are sent to synthesis and place/route, yielding complete FPGA implementation!



Winograd schedule


Vertical list of identifiers for the Winograd schedule, including names like 'adder', 'mc', and 'counter'.



FPGA-based Winograd DFT


Address generator
Word counter
Data multiplexer
Sequencer/State Machine

Winograd DFT
computations







Hardware-in-the-loop

SDF Galaxy



SDF Wildforce star executes complete FPGA design
in hardware on Annapolis Wildforce FPGA board





Sim vs. Hardware



Related ACS Work at Sanders

